LMP91000SDX【PDF 21/24 页】SPECIALTY ANALOG CIRCUIT, PDSO14

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录39250

17页 18页 19页 20页 [21页]22页 23页 24页

Symbol

Parameter

Conditions

Min

Typ

Max

Units

BUF

Bus free time between a STOP and START

condition

4.7

VD;DAT

Data valid time

3.45

VD;ACK

Data valid acknowledge time

3.45

Pulse width of spikes that must be

suppressed by the input filter(Note 14)

t_timeout

SCL and SDA Timeout

100

EN;START

I2C Interface Enabling

600

EN;STOP

I2C Interface Disabling

600

EN;HIGH

time between consecutive I2C interface

enabling and disabling

600

Note 1:

“Absolute Maximum Ratings” indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability

and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in

the Operating Ratings is not implied. Operating Ratings indicate conditions at which the device is functional and the device should not be operated beyond such

conditions.

Note 2:

Human Body Model, applicable std. MIL-STD-883, Method 3015.7. Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC) Field-

Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC).

Note 3:

All non-power pins of this device are protected against ESD by snapback devices. Voltage at such pins will rise beyond absmax if current is forced into

pin.

Note 4:

The maximum power dissipation is a function of T

J(MAX), θJA, and the ambient temperature, TA. The maximum allowable power dissipation at any ambient

temperature is P

DMAX = (TJ(MAX) - TA)/ θJA All numbers apply for packages soldered directly onto a PC board.

Note 5:

Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating

of the device such that T

J = TA. No guarantee of parametric performance is indicated in the electrical tables under conditions of internal self-heating where TJ >

A. Absolute Maximum Ratings indicate junction temperature limits beyond which the device may be permanently degraded, either mechanically or electrically.

Note 6:

Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will

also depend on the application and configuration. The typical values are not tested and are not guaranteed on shipped production material.

Note 7:

Limits are 100% production tested at 25°C. Limits over the operating temperature range are guaranteed through correlations using statistical quality

control (SQC) method.

Note 8:

Offset voltage temperature drift is determined by dividing the change in VOS at the temperature extremes by the total temperature change.

Starting from the measured voltage offset at temperature T1 (V

OS_RW(T1)), the voltage offset at temperature T2 (VOS_RW(T2)) is calculated according the following

formula: V

OS_RW(T2)=VOS_RW(T1)+ABS(T2–T1)* TcVOS_RW.

Note 9:

At such currents no accuracy of the output voltage can be expected.

Note 10:

This parameter includes both A1 and TIA's noise contribution.

Note 11:

In case of external reference connected, the noise of the reference has to be added.

Note 12:

For negative bias polarity the Internal Zero is set at 67% VREF.

Note 13:

LMP91000 provides an internal 300ns minimum hold time to bridge the undefined region of the falling edge of SCL.

Note 14:

This parameter is guaranteed by design or characterization.

Timing Diagram

30132541

FIGURE 1. I2C Interface Timing Diagram

www.national.com

LMP91000

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式